|
Lunch ‘n Learn Meeting of the IPC Designers Council - Orange County chapter
Date: Wednesday, April 19th, 2017
Time: 11:30 am - 1:30 pm
Where: JT Schmid’s Restaurant - Anaheim NOTE: special location for this meeting…!
We are pleased to have 2 topics and speakers at our next meeting:
Topic #1: High Speed DDR4 Memory Design and Power Integrity Analysis
What designers need to know to achieve the best performance with DDR4
Speaker: Cuong Nguyen Field Applications Engineering Manager EDA Direct
DDR4 is an entirely new memory architecture with higher bandwidth, lower power consumption, and higher memory capacity. Incorporating DDR4 memory interfaces in today’s design poses many challenges for both the EE’s as well as the layout engineers. These high speed interfaces require careful considerations in terms of optimizing the electrical signaling between sensitive components and to minimize the noise from high switching activities from the memory devices. Layout constraints must be carefully specified to ensure tight timing alignment for clock and strobe signals. In addition, the Power Distribution Network (PDN) also became more fractured to support the many supplies required by current ASIC and FPGA devices. This, an insufficient decoupling for the supplies, can potentially create more noise, crosstalk, and increase the Electro Magnetic Interference (EMI) in the system.
In this seminar, we will review the DDR4 architecture, routing topologies, signaling protocols, how it can be simulated on the PCB, and how to maximize PDN designs from a layout perspective. Based on the simulation results, optimizing trace routing, board stackup, component placements, connectors, terminations, as well as other tradeoffs can be implemented to maximize the performance of your design.
Topic #2: Better PCB Design using the Fabricator’s View
What designers need to know about DFM verification and its impact on your design
Speaker: Ammar Abusham Senior Applications Engineer Mentor Graphics
You are an experienced PCB Designer using a good CAD flow. So why is it that what appears to be a good design to you and your layout tool, always seems to raise a bunch of questions with your fabricator?
Well, the fabricator sees things differently than you. If you’re like most designers, you are very focused on designing a PCB to the electrical and form-factor specifications. And of course, you take pride in how clean your design looks. Your fabricator on the other hand, is mostly paying attention to those aspects of your design which affect yield, costs, and delivery. To avoid any unpleasant surprises in these areas, it might make sense to put yourself in your fabricator’s shoes for a moment and see some of the checking they will perform on your design data prior to committing it to fabrication. To do this, we’re going to step through a typical PCB fabrication process and identify where Design for Manufacturability (DFM) issues are likely to show up and what the fabricator is looking for.
Reserve a spot on your calendar on Wednesday, April 19th from 11:30 am to 1:30 pm for this educational “Lunch ‘n Learn” meeting event.
Location:
JT Schmid’s Restaurant & Brewery (in Regan’s Room)
2610 E. Katella Ave. (Across from the Honda Center)
Anaheim, CA 92806
Google MAP to our Meeting in Anaheim
Agenda:
Lunch served 11:30 - 11:50
Misc. Business 11:50 - 12:00
Presentations 12:00 - 1:20
Q & A discussion 1:20 - 1:25
Door prize raffle 1:25 - 1:30
Cost: The cost to attend this Lunch ‘n Learn event will be $15.00 at the door to help cover the lunch cost.
Please RSVP no later than noon on Tuesday, April 18th
There are TWO ways to RSVP:
We look forward to seeing you there…!
Scott McCurdy
President, IPC Designers Council - Orange County chapter
Freedom CAD Services
cellphone: 714-425-3235
eMail:scott.mccurdy@freedomcad.com
www.ocipcdc.org
|
